STM32F4-Base/scripts/ram_baseline.tsv at d9303e05a4512defe29c0e434c20ba5e243bcc1b

wandering1/STM32F4-Base

Fork 0

Files

T

super_agent_bot d9303e05a4

CI / 静态门禁 (pre-commit) (push) Failing after 8m2s

Details

CI / 主机侧单测 (MSVC) (push) Successful in 40s

Details

CI / 静态门禁 (pre-commit) (pull_request) Failing after 5m10s

Details

CI / 主机侧单测 (MSVC) (pull_request) Successful in 37s

Details

fix(cfg): 热重载读侧三点一致性校验——掐断打回出厂与保存吞段（#73）

真机 #73：运行中改配置触发热重载，卷层（dhara）偶发返回旧/短
视图时，引擎把该视图当成文件全文：逐段按缺省解析后整盘打回
出厂默认且不自愈；此后任何一次保存又按缩小的视图做手术式
重写，文件越写越小（台架 1066B→986B，[sntp] 段整体丢失），
即真机对时静默 10.5 小时的元凶。

处置（引擎侧根因无关防御；卷层回滚归 #79/#81 已合并的 FTL
修复域）：
- poll：读完加三点校验（读长==stat.size、读前后 re-stat 的
  size/mtime 一致），判为旧/短视图则 RAM 不动、基线不刷新、
  每 2 拍自动重试自愈；首次拒绝留 1 条 DBG_ERROR+syslog，
  之后每 30 拍一条 WARN 提示重启收敛。
- save：同型三点校验，视图与 stat 不符返回 -1 且文件不动，
  调用方保留 dirty 下拍重试，吞段链在第一次保存即被掐断。
- 边界：「一致但陈旧」的整卷回滚引擎层无法区分，靠重启
  收敛，已写入设计说明风险表与文档口径。

测试：新增 TC-CONFIG-058/059/060（旧视图保持 RAM、保存短
视图拒写、读中改写拒绝+日志限速）。cfg_file 239/239；
iec104 179、run_par 67、adc_cal 117、sntp 98、
cfg_file_store_mcu 34、net_cfg 48、ftp_cfg 16、prot_set 90、
prot_dim 38 全绿；/keil-build 0 Error 0 Warning。

文档：配置文件设计说明 §(3)/§5.3/风险表/变更记录 v1.17；
单元测试说明 058–060 行；网络配置说明与产品需求 FR-CFG-3
同步口径；台账随新鲜 .map 由 ram_baseline --update 回填。

2026-11-05 12:35:46 +08:00

4.6 KiB

Raw Blame History

1	date	code	ro	rw	zi	er_irom1	er_pct	iram1	iram1_pct	ccm	ccm_pct	top_rwzi
2	2026-10-12	209492	18332	1104	154184	227824	21.7	97864	74.7	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=40960;lftpd.o=7884;ui_net_sink.o=6766;ui_port.o=6420;nand_ftl.o=6216;console_log.o=4120;ch395f.o=4106;default_task.o=2736;sys_log_mcu.o=1924
3	2026-10-13	211456	18760	1104	154232	230216	22.0	97912	74.7	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=40960;lftpd.o=7884;ui_net_sink.o=6766;ui_port.o=6420;nand_ftl.o=6216;ch395f.o=4162;console_log.o=4120;default_task.o=2736;sys_log_mcu.o=1924
4	2026-10-14	212296	18740	1112	154456	231036	22.0	98144	74.9	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=40960;lftpd.o=7884;ui_net_sink.o=6766;ui_port.o=6420;nand_ftl.o=6216;ch395f.o=4162;console_log.o=4120;default_task.o=2736;sys_log_mcu.o=1924
5	2026-10-15	213540	18740	1136	131520	232280	22.2	75232	57.4	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6766;ui_port.o=6420;nand_ftl.o=6216;ch395f.o=4162;console_log.o=4120;sys_log_mcu.o=3588;default_task.o=2736
6	2026-10-20	213356	18580	1184	131480	231936	22.1	75240	57.4	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6766;ui_port.o=6420;nand_ftl.o=6216;ch395f.o=4162;console_log.o=4120;sys_log_mcu.o=3588;default_task.o=2736
7	2026-10-22	213436	18652	1188	131500	232088	22.1	75264	57.4	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6766;ui_port.o=6420;nand_ftl.o=6216;ch395f.o=4162;console_log.o=4120;sys_log_mcu.o=3588;default_task.o=2736
8	2026-10-23	213676	18860	1188	131500	232536	22.2	75264	57.4	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6766;ui_port.o=6420;nand_ftl.o=6216;ch395f.o=4162;console_log.o=4120;sys_log_mcu.o=3588;default_task.o=2736
9	2026-10-24	213780	18860	1204	131852	232640	22.2	75632	57.7	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6766;ui_port.o=6420;nand_ftl.o=6216;ch395f.o=4162;console_log.o=4128;sys_log_mcu.o=3944;default_task.o=2736
10	2026-10-25	224860	24640	1332	135100	249500	23.8	79008	60.3	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6770;ui_port.o=6420;nand_ftl.o=6216;ch395f.o=4162;console_log.o=4128;sys_log_mcu.o=3944;default_task.o=2736
11	2026-10-26	231712	25560	1520	136216	257272	24.5	80312	61.3	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6770;ui_port.o=6420;nand_ftl.o=6216;ch395f.o=4162;console_log.o=4132;sys_log_mcu.o=4003;default_task.o=2736
12	2026-10-27	235372	26392	1572	136924	261764	25.0	81072	61.9	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6770;ui_port.o=6420;nand_ftl.o=6216;ch395f.o=4162;console_log.o=4132;sys_log_mcu.o=4055;default_task.o=2736
13	2026-10-28	236456	28124	1876	137084	264580	25.2	81536	62.2	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6770;ui_port.o=6420;nand_ftl.o=6216;ch395f.o=4162;console_log.o=4132;sys_log_mcu.o=4055;default_task.o=2736
14	2026-10-29	238936	29140	1932	141396	268076	25.6	85904	65.5	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6770;ui_port.o=6420;nand_ftl.o=6216;sb_link.o=4364;ch395f.o=4162;console_log.o=4132;sys_log_mcu.o=4055
15	2026-10-29	243552	28784	1972	145388	272336	26.0	89936	68.6	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6770;ui_port.o=6420;nand_ftl.o=6216;wave_ring.o=5296;ch395f.o=4162;console_log.o=4132;sys_log_mcu.o=4055
16	2026-10-30	246720	29836	2052	149708	276556	26.4	94336	72.0	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6770;ui_port.o=6432;nand_ftl.o=6216;wave_ring.o=5296;sb_link.o=4376;ch395f.o=4162;console_log.o=4132
17	2026-11-02	247548	29836	2052	149740	277384	26.5	94368	72.0	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6802;ui_port.o=6432;nand_ftl.o=6216;wave_ring.o=5296;sb_link.o=4376;ch395f.o=4162;console_log.o=4132
18	2026-11-03	249112	29836	2052	149996	278948	26.6	94624	72.2	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6802;ui_port.o=6432;nand_ftl.o=6216;wave_ring.o=5296;sb_link.o=4376;ch395f.o=4162;console_log.o=4132
19	2026-11-04	254332	30824	2072	150104	285156	27.2	94752	72.3	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6802;ui_port.o=6432;nand_ftl.o=6236;wave_ring.o=5296;sb_link.o=4376;ch395f.o=4162;console_log.o=4132
20	2026-11-05	254784	30896	2072	150104	285680	27.2	94752	72.3	57376	87.9	heap_4.o=57376;lv_mem_core_builtin.o=16384;lftpd.o=7884;ui_net_sink.o=6802;ui_port.o=6432;nand_ftl.o=6236;wave_ring.o=5296;sb_link.o=4376;ch395f.o=4162;console_log.o=4132

4.6 KiB Raw Blame History

4.6 KiB

Raw Blame History